
# Introduction to Dataflow Computing




Code Carpentry Workshop Peter Sanders, July 2015

#### **Computing on FPGAs**






#### Control-flow processor (CPU)



## Modern Control-flow processor (CPU)




5

Technologies

#### Where silicon is used?

Intel 6-Core X5680 "Westmere"







#### Where silicon is used?

#### Intel 6-Core X5680 "Westmere"

Dataflow Processor e.g. FPGA








# On chip resources

- Each application has a different configuration of dataflow cores
- Dataflow cores are built out of basic operating resources on-chip


General Logic Resource

**DSP** Resource RAM Resource (20TB/s)






#### Dataflow Engine (DFE) - 'Spatial Computing'





### **Acceleration Potential**



Technologies

#### Explaining Control Flow versus Data Flow Analogy 1: The Ford Production Line






- Experts are expensive and slow (control flow)
- Many specialized workers are more efficient (data flow)




#### **Dataflow Computing**




#### **A Dataflow Kernel**






































Total Latency = L




Add registers into the Dataflow graph.

On FPGAs the shorter the physical distance between registers the higher the clock frequency can be.









































Processor

Oil Refinery

#### Click to advance to next slide

Memory Oil Well



So we get a truck We fetch the data in small chunks



Processor

Oil Refinery

#### Click to advance to next slide

**Memory** 

Oil Well

#### So we splash out on a Ferrari to carry our oil!

Processor


Oil Refinery

#### Click to advance to next slide

Memory Oil Well

Once we starting pumping, it takes a while to fill up... The latency of the first result can be high...





But then the oil flows constantly. And we get a result every clock cycle.



#### **Using FPGAs**



#### Traditionally FPGA were for specialists


- Can't use FPGA on its own ...
  - Need interface to Computer & Data
  - Need interface to local memory
  - Need to design bespoke HW
- FPGAs difficult to program ...
  - Specialist languages VHDL, Verilog
  - Need Electronics training & understand FPGAs
  - Simulation only at HW level, modelsim
  - Need also to engineer the interfaces
- FPGAs difficult to use ...
  - Need low level drivers to reconfigure and setup



#### **Maxeler solutions**

Standard Hardware across FPGA generations and vendors.





Development environment in extended Java language, MaxJ, with fast simulation and debugging tools.

Technolo

Runtime library and drivers for reconfiguration, monitoring and probing.

<pre>&gt;maxtop -r 10.101.101.33 MaxTop Tool 2014.1 Found 2 Maxeler card(s) running MaxelerOS 2014.1 Card 0: Maia (P/N: 4848) S/N: 2487402010013 Mem: 48GB Card 1: Maia (P/N: 4848) S/N: 2487402010049 Mem: 48GB</pre>						
Load average: 0.12, 0.02, 0.01						
DFE %BU 0 0.0 <sup>9</sup> 1 0.0 <sup>9</sup>	feda2885	HOST thor.cluster -	PID 27947 -	USER psanders -	TIME 00:00:11 -	COMMAND async_sessio -

#### **DFE Hardware**



## Maxeler Data Flow Engines (DFEs)

MAIA

- Stream to/from Host (PCIe)
- Stream to/from DRAM
- Stream to/from DFE (MaxRing)



- 28nm process
- 250MHz clock frequency
- 6.25MB SRAM
- 4,000 multipliers
- 700K logic cells
- 3GB/s CPU bandwidth
- 96GB DRAM

- Stream to/from network
  - UDP & TCP ullet



- 28nm process
- 250MHz clock Sub 1us laterro



#### **Maxeler Hardware Solutions**



**CPUs plus DFEs** Intel Xeon CPU cores and up to 6 DFEs with 288GB of RAM





DFEs shared over Infiniband Up to 8 DFEs with 384GB of RAM and dynamic allocation of DFFs to CPU servers



Low latency connectivity Intel Xeon CPUs and 1-2 DFEs with up to six 10Gbit Ethernet connections












MaxCloud On-demand scalable accelerated compute resource, hosted in London



#### MPC-X2000

- 8 dataflow engines (192-384GB RAM)
- High-speed MaxRing
- Zero-copy RDMA between CPUs and DFEs over Infiniband
- Dynamic CPU/DFE balancing







STFC



#### Hartree Centre



#### Software



#### Accelerating Real Applications


- The majority of lines of code in most applications are unchanged
- CPUs are good for: latency-sensitive, control-intensive, non-repetitive code
- Dataflow engines are good for: high throughput repetitive processing on large data volumes

#### ➔ A system should contain both

	Lines of code
Total Application	1,000,000
Kernel to accelerate	2,000
Software to restructure	20,000



#### Creating custom DFE configurations






## MaxCompiler & MaxIDE

- Complete development environment for Maxeler DFE accelerator platforms
- Write *MaxJ* code to describe the dataflow graph
  - *MaxJ* is an extension of Java for MaxCompiler
  - *Execute* the Java to *generate* the DFE image (bitstream)
  - Meta-programming. Java does NOT execute when running final application.
- Compiler generates C API for CPUs to use *the DFE* 
  - C API called SLiC
  - Basic Static interface single function
    - loads DFE with bitstream
    - Sets scalars and streams data in/out




## **Application Components**





### DFE contains a Manager and Kernels

- Globally Asynchronous Locally Synchronous (GALS) architecture.
- Manager has full flow control.
- Manager made from standard blocks.
- Kernels are fully synchronous.
- Kernels runs while data at inputs and space at output, else stalls.



#### The required parts to create a DFE


#### MaxCompiler - StructureExample\_EngineCode/src/cpustream/CpuStreamManager.maxj - MaxIDE

#### - • ×

Technolo


#### <u>File Edit Source Refactor Navigate Search Project Run Window Help</u>

File	Edit Source Relactor Navigate Search Project Run Window Help					
] 📬		▣ ▣ ∫射+ 청+ や ⇔+		🖺 🖏 MaxCo		
-	͡ ∗CpuStreamCpuCode.c 🛿	🕑 *CpuStreamManager.maxj 🕱	🚺 *CpuStreamKernel.maxj 🛿	-	- 6	8
	<pre>#include <math.h></math.h></pre>	public class CpuStreamManager {	□ □ □ class CpuStreamKernel extends Kernel {		4	
<u></u>	<pre>#include <stdio.h> #include <stdlib.h></stdlib.h></stdio.h></pre>	<pre>private static final String s kernelName = "CpuStreamKernel";</pre>	<pre>private static final SCSType type = scsInt(32);</pre>			8
	#Include <stdtib.n></stdtib.n>	private static final string s_kernetwane = cpustreamkernet,	private static rinar scorype type - scont(sz),			
	int main(void)	<pre>     public static void main(String[] args) {</pre>	<pre> protected CpuStreamKernel(KernelParameters parameters) </pre>	.) {		
	<pre>{     const int size = 384; </pre>	CpuStreamEngineParameters params = new CpuStreamEngineParame Manager manager = new Manager(params);	<pre>super(parameters);</pre>			
	<pre>int sizeBytes = size * sizeof(int32_t);</pre>	Kernel kernel = new CpuStreamKernel(manager.makeKernelPara	<pre>SCSVar x = io.input("x", type);</pre>		/ /	
	<pre>int32_t *x = malloc(sizeBytes); int32_t *x = malloc(sizeBytes);</pre>	<pre>manager.setKernel(kernel);</pre>	<pre>SCSVar y = io.input("y", type);</pre>		/ /	
	<pre>int32_t *y = walloc(sizeBytes); int32 t *s = walloc(sizeBytes);</pre>	<pre>manager.setIO(</pre>	<pre>SCSVar a = io.scalarInput("a", type);</pre>		/ /	
		link("y", IODestination.CPU),	<pre>Z_ SCSVar sum = x + y + a;</pre>		/ /	
	<pre>for(int i = 0; i &lt; size; ++i) {</pre>	link("s", IODestination.CPU));			/ /	
	x[i] = random() % 100; y[i] = random() % 100;	<pre>manager.createSLiCinterface(interfaceDefault());</pre>	io.output("s", sum, type);		/ /	
	y[1] = Pandom() % 100;	manager.createsticinterrace(interraceberauti()),	I			
		<pre>configBuild(manager, params);</pre>	}			
	<pre>printf("Running on DFE.\n"); int scalar = 3;</pre>	<pre>manager.build();</pre>				
	CpuStream(scalar, size, x, y, s);	anager.burtu();				
	<pre>for(int i = 0; i &lt; size; ++i) if / c[i] = v[i] + v[i] + ccalar)</pre>	<pre>     private static EngineInterface interfaceDefault() {         EngineInterface angine interface = new EngineInterface();         </pre>		1		/
	<pre>if ( s[i] != x[i] + y[i] + scalar)     return 1:</pre>	<pre>EngineInterface engine_interface = new EngineInterface(); CPUTypes type = CPUTypes.INT32;</pre>		1		/
		int size = type.sizeInBytes();		Ŧ		/
	<pre>printf("Done.\n");</pre>				/ /	
	return 0;	InterfaceParam a = engine_interface.addParam("A", CPUTyp InterfaceParam N = engine interface.addParam("N", CPUTyp			/ /	
		Interfaceraram w = engine_interface.audraram, w, eroryp			/ /	
		<pre>engine_interface.setScalar(s_kernelName, "a", a);</pre>				
		<pre>engine_interface.setTicks(s_kernelName, N);</pre>		1		
		engine_interface.setStream("x", type, N * size);			/ /	
		<pre>engine_interface.setStream("y", type, N * size);</pre>			/ /	
		<pre>engine_interface.setStream("s", type, N * size);</pre>			/ /	
		<pre>return engine_interface; }</pre>			/ /	
					/ /	
		<pre>private static void configBuild(Manager manager, CpuStreamEngine</pre>			/ /	
		<pre>manager.setEnableStreamStatusBlocks(false); BuildConfig buildConfig = manager.getBuildConfig();</pre>			/ /	
		buildConfig.setMPPRCostTableSearchRange(params.getMPPRStartC				
		<pre>buildConfig.setMPPRParallelism(params.getMPPRThreads());</pre>			/ /	
		buildConfig.setMPPRRetryNearMissesThreshold(params.getMPPRRe		1		
					/ /	
				1		
					4	
			GL III		2	
		Writable Sma				
] 0*		vertable Sma	art Insert 47:1	YEL ER 🛛 🖻	9	H
_			Kawal Cada	1	_	_
	CPU Code	Manager Code	Kernel Code	4		
				1		
_						
					_	






#### **Development Process**



Technologies


#### **Development Process**



Technologies


#### Data flow graph as generated by compiler 4866 nodes

Each node represents an operator in MaxJ code with area time parameters. Each line (edge) represents a DFEVar in MaxJ code.




## Path Latency Reporting

 MaxCompiler gives detailed latency annotation back to the programmer



• Evaluate precise effect of code on latency





#### **Resource Usage Reporting**

- Allows you to see what lines of code are using what resources and focus optimization
  - Separate reports for each kernel and for the manager


LUTs	FFs	BRAMs	DSPs	:	MyKernel.java
727	871	1.0	2	:	resources used by this file
0.24%	0.15%	0.09%	0.10%	:	% of available
71.41%	61.82%	100.00%	100.00%	:	% of total used
94.29%	97.21%	100.00%	100.00%	:	% of user resources
				:	
				:	<pre>public class MyKernel extends Kernel {</pre>
				:	<pre>public MyKernel (KernelParameters parameters) {</pre>
				:	<pre>super(parameters);</pre>
1	31	0.0	0	:	<pre>DFEVar p = io.input("p", dfeFloat(8,24));</pre>
2	9	0.0	0	:	<pre>DFEVar q = io.input("q", dfeUInt(8));</pre>
				:	<pre>DFEVar offset = io.scalarInput("offset", dfeUInt(8));</pre>
8	8	0.0	0	:	DFEVar addr = offset + q;
18	40	1.0	0	:	<pre>DFEVar v = mem.romMapped("table", addr,</pre>
				:	dfeFloat(8,24), 256);
139	145	0.0	2	:	p = p * p;
401	541	0.0	0	:	p = p + v;
				:	<pre>io.output("r", p, dfeFloat(8,24));</pre>



#### **Example Projects**




## Imaging Platform Example: Weather



S. Tilbury (Maxeler), M. Marrocu, G. Pusceddu (CRS4), SAAHPC Conference, May 2012.

Technologies

Achieved Computational Speedup for the entire application (not just the kernel) compared to Intel server



Technologies

#### MaxAcademy



#### Maxeler UP

- University program has over 150 university members
- Membership is free
- Hardware can be bought with discount; software free
  - Low cost Galava DFE
- Possible to access via simulator and cloud
- Shared research among the members.




#### Maxeler University Program Members



#### Maxeler University Program Members

150 Universities on 5 continents.



Technologies

#### appgallery.maxeler.com

Number of example applications with, in many cases, access to source and docs.

Apps   Maxeler AppGallery ×				h craig@maxeler 👝 🗗 🗙
$\leftrightarrow$ $\Rightarrow$ $\times$ $\bigcirc$ appgallery.maxeler.com/#/				९ ☆ ≡
Appe Filter by: Provide of the rest for a vertex for the filter by: Provide fo				Log In
$r_{ap} = \frac{\sum_{x,y_1} - x^2y}{(x - 1)^{k_x y}} = \frac{\sum_{x,y_2} - x^2y}{(x - 1)^{k_x y}} = \sum_{x,$	Internet line speet     Internet     Internet line speet     Internet     Interne	Likear Regression	Baverage Time Migration           Between time and the mining of hermitiang allow and the many time and the mining of hermitiang allow and the mining	Lon-Latency HTF Wab-Server THI 40 ingerests an HTF Wab- Bare in a ST TH 40 pare bits
		Intervent a south dependent of stations       Autoregy, Casetto Press       Vertreinforter       Oblig Bill of Stations       Oblig Bill of Stations		
Négody Sha lasto         Négody Sha lasto         The Leon / go landa lastarita takewani lagida andra go takita takewani lagida andra go takita takewani lagida takewani wanya wata andra takita takewani wanya wata andra takita takewani wata andra takita takewani wata andra takewani wata andra takita takewani wanya wata andra takewani wata andra takewani wata andra takita takewani wata andra takita takewani wata andra takewani wata andra takita takewani wata andra takita takewani wata andra takewani wata andra takita takewani wata andra takewani wata andra takita takewani wata andra takita takewani wata andra takewani wata andra takita takewani wata andra takewani wata a	Factal       Factal       Factal       Bornerate in the interference of the interfe	Institution of the function       Institution of the function       Notion Estivation	Hyperde Colon Miller       Hyperde Colon Miller       A min miner agriculture that an inte constructure to an anti- constructure to an anti- constructure to an anti- constructure to an anti- constructure to anti- constructure	header data Needer Ø data



#### github.com/maxeler/maxpower


Open source project of kernel utilities and functional blocks.

GitHub This repository Search	/maxeler/maxpower/tree/master/src/maxpower Explore Features Enter	prise Blog Sign up Sign in
maxeler / maxpower		Watch 8 ★ Star 4 % Fork 1
	rc / maxpower / +	⇔
Addressing Chris's comments about commen	nts.	
Stephen Girdlestone authored 7 days ago		latest commit 600d4a0a83 🔂 🕕
		11
🖿 blas/l3	Increase LSO threshold in TillAcc.	a month ago
🖿 hash	Use a config file for environment setup	3 months ago
kernel	Addressing Chris's comments about comments.	7 days ago 🥠
imem	Framer and SuperFIFO in MaxPower	28 days ago
	Added more javadoc.	4 months ago
manager		
<ul> <li>manager</li> <li>network/tcp/manyconn/framer</li> </ul>	Framer and SuperFIFO in MaxPower	28 days ago
	Framer and SuperFIFO in MaxPower Added more javadoc.	28 days ago 4 months ago



#### Maxeler Developer Exchange (MDX)

Google group for Q&A amongst developers and Maxeler staff.





# Questions ?

# Break ?

